


# 350mA, Ultra-Low V<sub>IN</sub>, RF Low-Dropout Linear Regulator with Bias Pin

#### **FEATURES**

- 350mA High-Performance LDO
- Low Quiescent Current: 38μΑ
- Excellent Load Transient Response:
   ±15mV for I<sub>LOAD</sub> = 0mA to 350mA in 1μs
- Excellent Line Transient Response:  $\Delta V_{OUT} = \pm 2mV \text{ for } \Delta V_{BIAS} = \pm 600mV \text{ in } 1\mu s$   $\Delta V_{OUT} = \pm 200\mu V \text{ for } \Delta V_{IN} = \pm 400mV \text{ in } 1\mu s$
- Low Noise: 48μV<sub>RMS</sub> (10Hz to 100kHz)
- 80dB V<sub>IN</sub> PSRR (10Hz to 10kHz)
- 70dB V<sub>BIAS</sub> PSRR (10Hz to 10kHz)
- Fast Start-Up Time: 140μs
- Built-In Soft-Start with Monotonic V<sub>OUT</sub> Rise and Startup Current Limited to 100mA + I<sub>LOAD</sub>
- Over-Current and Thermal Protection
- Low Dropout: 110mV at I<sub>LOAD</sub> = 350mA
- Stable with 2.2μF Output Capacitor
- Available in 1,33mm x 0,96mm WCSP-5 and 2mm x 2mm SON-6 Packages

#### **APPLICATIONS**

- Digital Cameras
- Cellular Camera Phones
- Wireless LAN
- Handheld Products



#### **DESCRIPTION**


The TPS720xx family of dual rail, low-dropout linear regulators (LDOs) offers outstanding ac performance (PSRR, load and line transient response), while consuming a very low quiescent current of  $38\mu A$ .

The  $V_{BIAS}$  rail that powers the control circuit of the LDO draws very low current (on the order of the quiescent current of the LDO) and can be connected to any power supply that is equal to or greater than 1.4V above the output voltage. The main power path is through  $V_{IN}$ , which can be a lower voltage than  $V_{BIAS}$ ; it can be as low as  $V_{OUT} + V_{DO}$ , increasing the efficiency of the solution in many power-sensitive applications. For example,  $V_{IN}$  can be an output of a high-efficiency, dc-dc step-down regulator.

The TPS720xx supports a novel feature in which the output of the LDO regulates under light loads when the IN pin is left floating. The light-load drive current is sourced from  $V_{BIAS}$  under this condition. This feature is particularly useful in power-saving applications where the dc/dc converter connected to the IN pin is disabled but the LDO is still required to regulate the voltage to a light load.

The TPS720xx is stable with ceramic capacitors and uses an advanced BICMOS fabrication process that yields a dropout of 110mV at a 350mA output load. The TPS720xx has the unique feature of providing a monotonic  $V_{OUT}$  rise (overshoot limited to 3%) with  $V_{IN}$  inrush current limited to 100mA +  $I_{LOAD}$  with an output capacitor of 2.2 $\mu$ F.

The TPS720xx uses a precision voltage reference and feedback loop to achieve overall accuracy of 2% over load, line, process, and temperature extremes. An ultra-small wafer chip-scale package (WCSP) makes the TPS720xx ideal for handheld applications. The TPS720xx is also available in a SON-8 package. This family of devices is fully specified over the temperature range of  $T_{\rm J} = -40^{\circ}{\rm C}$  to +125°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### ORDERING INFORMATION(1)

PRODUCT	V <sub>OUT</sub> <sup>(2)</sup>
TPS720xx <i>yyyz</i>	XX is nominal output voltage (for example, 28 = 2.8V, 285 = 2.85V). YYY is the package designator.
	<b>Z</b> is tape and reel quantity (R = 3000, T = 250).

- For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI
  website at www.ti.com.
- (2) Output voltages from 0.9V to 3.6V in 50mV increments are available through the use of innovative factory EEPROM programming; minimum order quantities may apply. Contact factory for details and availability.

#### ABSOLUTE MAXIMUM RATINGS(1)

At  $T_{.i} = -40$ °C to +125°C (unless otherwise noted). All voltages are with respect to GND.

PARAMETER		TPS720xx	UNIT				
Input voltage rar	nge (steady-state), V <sub>IN</sub> <sup>(2)</sup>	-0.3 to V <sub>BIAS</sub> or +5.0 <sup>(3)</sup>	V				
Peak transient in	nput voltage, V <sub>IN_PEAK</sub> <sup>(4)</sup>	+5.5	V				
Bias voltage ran	ge, V <sub>BIAS</sub>	-0.3 to +6.0	V				
Enable voltage r	ange, V <sub>EN</sub>	-0.3 to +6.0	V				
Output voltage r	ange, V <sub>OUT</sub>	-0.3 to +5.0	V				
Peak output curi	rent, I <sub>OUT</sub>	Internally limited					
Output short-circ	cuit duration	Indefinite					
Total continuous	power dissipation, P <sub>DISS</sub>	See Dissipation Ratings	See Dissipation Ratings Table				
	Human body model (HBM)	2000	V				
ESD rating	Charged device model (CDM)	500	V				
Machine model (MM)		100	V				
Operating junction	on temperature range, T <sub>J</sub>	-55 to +125	°C				
Storage tempera	ature range, T <sub>STG</sub>	-55 to +150	°C				

- (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.
- (2) To ensure proper operation of the device it is necessary that V<sub>IN</sub> ≤ V<sub>BIAS</sub> under all conditions.
- (3) Whichever is less.
- (4) For durations no longer than 1ms each, for a total of no more than 1000 occurrences over the lifetime of the device.

#### **DISSIPATION RATINGS**

BOARD	PACKAGE	$R_{ heta JC}$	$R_{ heta JA}$	DERATING FACTOR ABOVE T <sub>A</sub> = +25°C	T <sub>A</sub> < +25°C	T <sub>A</sub> = +70°C	T <sub>A</sub> = +85°C
High-K <sup>(1)</sup>	YZU	51°C/W	248°C/W	4mW/°C	403mW	222mW	160mW
High-K <sup>(1)</sup>	DRV	20°C/W	65°C/W	15.4mW/°C	1580mW	845mW	615mW

(1) The JEDEC high-K (2s2p) board used to derive this data was a 3- x 3-inch, multilayer board with 1-ounce internal power and ground planes and 2-ounce copper traces on top and bottom of the board.



#### **ELECTRICAL CHARACTERISTICS**

Over operating temperature range (T<sub>J</sub> =  $-40^{\circ}$ C to  $+125^{\circ}$ C),  $V_{BIAS}$  = ( $V_{OUT}$  + 1.4V) or 2.5V (whichever is greater);  $V_{IN} \ge V_{OUT}$  + 0.5V,  $I_{OUT}$  = 1.1V,  $V_{OUT}$  = 1.1V

	PARAM	IETER	TEST CONI	DITIONS	MIN	TYP	MAX	UNIT
V <sub>IN</sub>	Input volta	ige range			1.1 (1)		V <sub>BIAS</sub> or 4.5 <sup>(2)</sup>	V
V <sub>BIAS</sub>	Bias volta	ge range			2.5		5.5	V
	Output vol	tage range (4)			0.9		3.6	V
		Nominal	T <sub>J</sub> = +25°C		-3.0		+3.0	mV
		Over $V_{BIAS}$ , $V_{IN}$ , $I_{OUT}$ , $T_{J} = -40$ °C to $+125$ °C	$V_{OUT} + 1.4V \le V_{BIAS} \le 5.9$ $V_{OUT} + 0.5V \le V_{IN} \le 4.5V$ $0mA \le I_{OUT} \le 350mA$	5V,	-2.0		+2.0	%
V <sub>ОUТ</sub> <sup>(3)</sup>	Output accuracy	Over $V_{BIAS}$ , $V_{IN}$ , $I_{OUT}$ , $T_{J} = -40$ °C to +125°C	$ \begin{array}{l} \textbf{DRV package only:} \\ \textbf{V}_{OUT} + 1.4 \textbf{V} \leq \textbf{V}_{BIAS} \leq 5.5 \\ \textbf{V}_{OUT} + 0.5 \textbf{V} \leq \textbf{V}_{IN} \leq 4.5 \textbf{V} \\ \textbf{0mA} \leq \textbf{I}_{OUT} \leq 350 \text{mA}, \\ \textbf{V}_{OUT} < 1.2 \textbf{V} \\ \end{array} $	5V, ,	-25		+25	mV
		Over V <sub>BIAS</sub> , V <sub>IN</sub> , I <sub>OUT</sub> , T <sub>J</sub> = -10°C to +85°C	YZU package only: $V_{OUT} + 1.4V \le V_{BIAS} \le 5.5$ $V_{OUT} + 0.5V \le V_{IN} \le 4.5V$ $0mA \le I_{OUT} \le 350mA$ $1.6V \le V_{OUT} \le 3.3V$		-1.0		+1.0	%
		V <sub>IN</sub> floating	$V_{OUT} + 1.4V \le V_{BIAS} \le 5.5$ $0\mu A \le I_{OUT} \le 500\mu A$		±1.0		%	
$\Delta V_{OUT}/\Delta V_{IN}$	V <sub>IN</sub> line re	gulation	$V_{IN} = (V_{OUT} + 0.5V)$ to 4.3	5V, I <sub>OUT</sub> = 1mA		16		μV/V
$\Delta V_{OUT}/\Delta V_{BIAS}$	V <sub>BIAS</sub> line	regulation	$V_{BIAS} = (V_{OUT} + 1.4V)$ or greater) to 5.5V, $I_{OUT} = 1$			16		μV/V
	V <sub>IN</sub> line tra	ansient	$\Delta V_{IN} = 400 \text{mV}, t_{RISE} = t_{FA}$	<sub>ALL</sub> = 1μs		±200		μV
	V <sub>BIAS</sub> line	transient	$\Delta V_{BIAS} = 600 \text{mV}, t_{RISE} =$	t <sub>FALL</sub> = 1μs		±0.8		mV
$\Delta V_{OUT}/\Delta I_{OUT}$	Load regu	lation	0mA ≤ I <sub>OUT</sub> ≤ 350mA (no	load to full load)		-15		μV/mA
	Load trans	sient	$0mA \le I_{OUT} \le 350mA$ , $t_{RIS}$		±15		mV	
V <sub>DO_IN</sub>	V <sub>IN</sub> dropou	ut voltage <sup>(5)</sup>	$V_{IN} = V_{OUT(NOM)} - 0.1V,$ $(V_{BIAS} - V_{OUT(NOM)}) = 1.4$ $I_{OUT} = 350\text{mA}$	₽V,		110	200	mV
V <sub>DO_BIAS</sub>	V <sub>BIAS</sub> drop	out voltage <sup>(6)</sup>	$V_{IN} = V_{OUT(NOM)} + 0.3V, I$	<sub>OUT</sub> = 350mA		1.09	1.4	V
I <sub>CL</sub>	Output cur	rrent limit	$V_{OUT} = 0.9 \times V_{OUT(NOM)}$		420	525	800	mA
ı	Cround -:	n ourrant	I <sub>OUT</sub> = 100μA			38		μΑ
$I_{GND}$	Ground pi	n current	I <sub>OUT</sub> = 0mA to 350mA			54	80	μΑ
I <sub>SHDN</sub>	Shutdown	current (I <sub>GND</sub> )	$V_{EN} \le 0.4 \text{V}, T_J = -40^{\circ}\text{C} \text{ to}$	+85°C		0.5	2	μΑ
				f = 10Hz		85		dB
				f = 100Hz		85		dB
PSRR	\/	supply rejection ratio	$V_{IN} - V_{OUT} \ge 0.5V$ ,	f = 1kHz		85		dB
FORK	v <sub>IN</sub> power	-supply rejection ratio	$V_{BIAS} = V_{OUT} + 1.4V,$ $I_{OUT} = 350\text{mA}$	f = 10kHz		80		dB
				f = 100kHz		70		dB
				f = 1MHz		50		dB

Performance specifications are ensured up to a minimum  $V_{\text{IN}}$  =  $V_{\text{OUT}}$  + 0.5V. Whichever is less.

<sup>(3)</sup> 

Minimum  $V_{BIAS} = (V_{OUT} + 1.4V)$  or 2.5V (whichever is greater) and  $V_{IN} = V_{OUT} + 0.5V$ .  $V_{O}$  nominal value is factory programmable through the onchip EEPROM. Measured for devices with  $V_{OUT(NOM)} \ge 1.2V$ .  $V_{BIAS} - V_{OUT}$  with  $V_{OUT} = V_{OUT(NOM)} - 0.1V$ . Measured for devices with  $V_{OUT(NOM)} \ge 1.8V$ .




Over operating temperature range (T<sub>J</sub> =  $-40^{\circ}$ C to +125°C),  $V_{BIAS}$  = ( $V_{OUT}$  + 1.4V) or 2.5V (whichever is greater);  $V_{IN} \ge V_{OUT}$  + 0.5V,  $I_{OUT}$  = 1mA,  $V_{EN}$  = 1.1V,  $C_{OUT}$  = 2.2 $\mu$ F, unless otherwise noted. Typical values are at  $T_{J}$  = +25°C.

	PARAMETER	TEST CONI	TEST CONDITIONS				UNIT
			f = 10Hz		80		dB
			f = 100Hz		80		dB
PSRR	V newer aupply rejection ratio	$V_{IN} - V_{OUT} \ge 0.5V$	f = 1kHz		75		dB
FORK	V <sub>BIAS</sub> power-supply rejection ratio	$V_{BIAS} = V_{OUT} + 1.4V,$ $I_{OUT} = 350mA$	f = 10kHz		65		dB
			f = 100kHz		55		dB
			f = 1MHz		35		dB
V <sub>N</sub>	Output noise voltage	$BW = 10Hz \text{ to } 100kHz, V$ $V_{IN} = V_{OUT} + 0.5V$	/ <sub>BIAS</sub> ≥ 2.5V,		48		$\mu V_{RMS}$
I <sub>VIN_INRUSH</sub>	Inrush current on V <sub>IN</sub>	$V_{BIAS} = (V_{OUT} + 1.4V)$ or greater), $V_{IN} = V_{OUT} + 0$ .			100 + I <sub>LOAD</sub>		mA
t <sub>STR</sub>	Startup time	$V_{OUT}$ = 95% $V_{OUT(NOM)}$ , I $C_{OUT}$ = 2.2 $\mu$ F	$I_{OUT} = 350$ mA,		140		μs
V <sub>EN(HI)</sub>	Enable pin high (enabled)			1.1			V
V <sub>EN(LO)</sub>	Enable pin low (disabled)			0		0.4	V
I <sub>EN</sub>	Enable pin current	$V_{EN} = 5.5V, V_{IN} = 4.5V, V_{IN} = 4.5V$	V <sub>BIAS</sub> = 5.5V			1.0	μΑ
UVLO	Undervoltage lockout	V <sub>BIAS</sub> rising		2.41	2.45	2.49	V
UVLO	Hysteresis	V <sub>BIAS</sub> falling		150		mV	
<b>T</b>	Thermal chutdown temperature	Shutdown, temperature i		+160		°C	
$T_{SD}$	Thermal shutdown temperature	Reset, temperature decre	easing		+140		°C
$T_J$	Operating junction temperature			-40		+125	°C



#### **DEVICE INFORMATION**




**Functional Block Diagram** 

#### **PIN CONFIGURATION**



(1) It is recommended that the SON (DRV) package thermal pad be connected to ground.






#### **PIN DESCRIPTIONS**


TP	S720xx		
NAME	DRV	YZU	DESCRIPTION
OUT	1	А3	Output pin. A 2.2µF ceramic capacitor is connected from this pin to ground, for stability and to provide load transients. See <i>Input and Output Capacitor Requirements</i> in the <i>Application Information</i> section.
NC	2	_	No connection.
EN	3	С3	Enable pin. A logic high signal on this pin turns the device on and regulates the voltage from IN to OUT. A logic low on this pin turns off the device.
BIAS	4	C1	Bias supply pin. It is recommended that this input be bypassed with a ceramic capacitor to ground for better transient performance. See <i>Input and Output Capacitor Requirements</i> in the <i>Application Information</i> section.
GND	5	B2	Ground pin.
IN	6	A1	Input pin. This pin can be a maximum of 4.5V; V <sub>IN</sub> must not exceed V <sub>BIAS</sub> . Bypass this input with a ceramic capacitor to ground. See <i>Input and Output Capacitor Requirements</i> in the <i>Application Information</i> section.





#### TYPICAL CHARACTERISTICS


Over operating temperature range ( $T_J = -40$ °C to +125°C),  $V_{BIAS} = (V_{OUT} + 1.4V)$  or 2.5V (whichever is greater);  $V_{IN} = V_{OUT} + 0.5V$ ,  $I_{OUT} = 1$ mA,  $V_{EN} = 1.1V$ ,  $C_{OUT} = 2.2\mu$ F, unless otherwise noted. Typical values are at  $T_J = +25$ °C.
















Over operating temperature range ( $T_J$  = -40°C to +125°C),  $V_{BIAS}$  = ( $V_{OUT}$  + 1.4V) or 2.5V (whichever is greater);  $V_{IN}$  =  $V_{OUT}$  + 0.5V,  $I_{OUT}$  = 1mA,  $V_{EN}$  = 1.1V,  $C_{OUT}$  = 2.2 $\mu$ F, unless otherwise noted. Typical values are at  $T_J$  = +25°C.




Figure 7.





Figure 9.



LOAD REGULATION WITH V<sub>IN</sub> FLOATING (TPS72013YZU)




Figure 8.

#### V<sub>BIAS</sub> DROPOUT VOLTAGE vs TEMPERATURE (TPS72033YZU)




Figure 10.

# GROUND PIN CURRENT vs V<sub>BIAS</sub> INPUT VOLTAGE (TPS72013YZU)




Figure 12.



Over operating temperature range (T $_J$  = -40°C to +125°C),  $V_{BIAS}$  = ( $V_{OUT}$  + 1.4V) or 2.5V (whichever is greater);  $V_{IN}$  =  $V_{OUT}$  + 0.5V,  $I_{OUT}$  = 1mA,  $V_{EN}$  = 1.1V,  $C_{OUT}$  = 2.2 $\mu$ F, unless otherwise noted. Typical values are at  $T_J$  = +25°C.






Figure 13.



CURRENT LIMIT vs V<sub>IN</sub> INPUT VOLTAGE (TPS72013YZU)



GROUND PIN CURRENT vs TEMPERATURE (TPS72013YZU)





Figure 14.

#### **CURRENT LIMIT** vs V<sub>BIAS</sub> INPUT VOLTAGE (TPS72013YZU)



V<sub>IN</sub> POWER-SUPPLY RIPPLE REJECTION vs FREQUENCY (TPS72015YZU)




Figure 18.



Over operating temperature range ( $T_J$  = -40°C to +125°C),  $V_{BIAS}$  = ( $V_{OUT}$  + 1.4V) or 2.5V (whichever is greater);  $V_{IN}$  =  $V_{OUT}$  + 0.5V,  $I_{OUT}$  = 1mA,  $V_{EN}$  = 1.1V,  $C_{OUT}$  = 2.2 $\mu$ F, unless otherwise noted. Typical values are at  $T_J$  = +25°C.




Figure 19.




Figure 20.






Figure 21.





Figure 22.



20μs/div Figure 23.




Figure 24.



Over operating temperature range (T $_J$  = -40°C to +125°C),  $V_{BIAS}$  = ( $V_{OUT}$  + 1.4V) or 2.5V (whichever is greater);  $V_{IN}$  =  $V_{OUT}$  + 0.5V,  $I_{OUT}$  = 1mA,  $V_{EN}$  = 1.1V,  $C_{OUT}$  = 2.2 $\mu$ F, unless otherwise noted. Typical values are at  $T_J$  = +25°C.




Figure 25.




Figure 26.



#### **APPLICATION INFORMATION**

The TPS720xx belongs to a family of new generation LDO regulators that use innovative circuitry to achieve ultra-wide bandwidth and high loop gain, resulting in extremely high PSRR (up to 1MHz) at very low headroom ( $V_{\text{IN}} - V_{\text{OUT}}$ ). The implementation of the BIAS pin on the TPS720xx vastly improves efficiency of low  $V_{\text{OUT}}$  applications by allowing the use of a preregulated, low-voltage input supply. The TPS720xx supports a novel feature in which the output of the LDO regulates under light loads (<500μA) when the IN pin is left floating. The light-load drive current is sourced from VBIAS under this condition. This feature is particularly useful in power-saving applications where the dc/dc converter connected to the IN pin is disabled but the LDO is still required to regulate the voltage to a light load. These features, combined with low noise, low ground pin current, and ultra-small packaging, make this device ideal for portable applications. This family of regulators offers sub-bandgap output voltages, current limit and thermal protection, and is fully specified from -40°C to +125°C.

# INPUT AND OUTPUT CAPACITOR REQUIREMENTS

Although an input capacitor is not required for stability on the IN pin, it is good analog design practice to connect a  $0.1\mu F$  to  $1.0\mu F$  low equivalent series resistance (ESR) capacitor across the IN pin input supply near the regulator. This capacitor counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated, or if the device is located close to the power source. If source impedance is not sufficiently low, a  $0.1\mu F$  input capacitor may be necessary to ensure stability.

The BIAS pin does not require an input capacitor because it does not source high currents. However, if source impedance is not sufficiently low, a small  $0.1\mu F$  bypass capacitor is recommended.

The TPS720xx is designed to be stable with standard ceramic capacitors with values of  $2.2\mu F$  or larger at the output. X5R- and X7R-type capacitors are best because they have minimal variation in value and ESR over temperature. Maximum ESR should be less than  $250m\Omega$ .

# BOARD LAYOUT RECOMMENDATIONS TO IMPROVE PSRR AND NOISE PERFORMANCE

To improve ac performance such as PSRR, output noise, and transient response, it is recommended that the board be designed with separate ground planes for  $V_{\text{IN}}$  and  $V_{\text{OUT}}$ , with the ground plane connected only at the GND pin of the device. In addition, the

ground connection for the output capacitor should be connected directly to the GND pin of the device. High equivalent series resistance (ESR) capacitors may degrade PSRR. The BIAS pin draws very little current and can be routed as a signal (make sure to shield it from high-frequency coupling).

#### INTERNAL CURRENT LIMIT

The TPS720xx internal current limits help protect the regulator during fault conditions. During current limit, the output sources a fixed amount of current that is largely independent of output voltage. In such a case, the output voltage is not regulated, and is  $V_{\rm OUT} = I_{\rm LIMIT} \times R_{\rm LOAD}$ . The NMOS pass transistor dissipates ( $V_{\rm IN} - V_{\rm OUT}$ ) ×  $I_{\rm LIMIT}$  until thermal shut down is triggered and the device is turned off. As the device cools down, it is turned on by the internal thermal shutdown circuit. If the fault condition continues, the device cycles between current limit and thermal shutdown. See the *Thermal Information* section for more details.

The NMOS pass element in the TPS720xx has a built-in body diode that conducts current when the voltage at OUT exceeds the voltage at IN. This current is not limited, so if extended reverse voltage operation is anticipated, external limiting to 5% of rated output current is recommended.

#### **INRUSH CURRENT LIMIT**

The TPS720xx family of LDO regulators implement a novel inrush current-limit circuit architecture: the current drawn through the IN pin is limited to a finite value. This  $I_{\text{INRUSHLIMIT}}$  charges the output to its final voltage. All the current drawn through  $V_{\text{IN}}$  goes to charge the output capacitance when the load is disconnected. The following equation shows the inrush current limit performed by the circuit:

$$I_{\text{INRUSHLIMIT}}(A) = C_{\text{OUT}}(\mu F) \times 0.0454545(V/\mu s) + I_{\text{LOAD}}(A)$$
 (1)

Assuming a  $C_{OUT}$  of  $2.2\mu F$  with the load disconnected (that is,  $I_{LOAD} = 0$ ) the  $I_{INRUSHLIMIT}$  is calculated to be 100mA. The inrush current charges the LDO output capacitor. If the output of the LDO regulates to 1.3V, then the LDO charges the output capacitor to the final output value in approximately 28.6 $\mu$ s.

Another consideration is when a load is connected to the output of an LDO. The connected load tries to steer a portion of the current away from  $V_{OUT}$ . The TPS720xx inrush current-limit circuit employs a new technique that supplies not only the  $I_{INRUSHLIMIT}$ , but also the additional current needed by the load. If  $I_{LOAD} = 350$ mA, then the  $I_{INRUSHLIMIT}$  calculates to be approximately 450mA (from Equation 1).



#### **SHUTDOWN**

The enable pin (EN) is active high and is compatible with standard and low voltage, TTL-CMOS levels. When shutdown capability is not required, EN can be connected to the IN pin.

#### DROPOUT VOLTAGE

The TPS720xx uses a NMOS pass transistor to achieve low dropout. When  $(V_{\text{IN}}-V_{\text{OUT}})$  is less than the dropout voltage  $(V_{\text{DO}})$ , the NMOS pass device is in the linear region of operation and the input-to-output resistance is the  $R_{\text{DS(ON)}}$  of the NMOS pass element.  $V_{\text{DO}}$  approximately scales with output current because the NMOS device behaves as a resistor in dropout.

As with any linear regulator, PSRR and transient response are degraded as  $(V_{\text{IN}} - V_{\text{OUT}})$  approaches dropout. This effect is shown in Figure 19 in the *Typical Characteristics* section.

#### TRANSIENT RESPONSE

As with any regulator, increasing the size of the output capacitor reduces over/undershoot magnitude but increases duration of the transient response.

#### UNDERVOLTAGE LOCK-OUT (UVLO)

The TPS720xx uses an undervoltage lock-out circuit on the BIAS pin to keep the output shut off until the internal circuitry is operating properly. The UVLO circuit has a deglitch feature so that it typically ignores undershoot transients on the input if they are less than  $50\mu s$  duration.

#### MINIMUM LOAD

The TPS720xx is stable with no output load. Traditional LDOs suffer from low loop gain at very light output loads. The TPS720xx employs an innovative, low-current mode circuit under very light or no-load conditions, resulting in improved output voltage regulation performance down to zero output current.

# OUTPUT REGULATION WITH IN PIN FLOATING

The TPS720xx supports a novel feature in which the output of the LDO regulates under light loads when the IN pin is left floating. Under normal conditions, when the IN pin is connected to a power source, the BIAS pin draws only tens of milliamperes. However, when the IN pin is floating, an innovative circuit is used that allows a mximum current of  $500\mu A$  to be drawn by the load through the BIAS pin, while maintaining the output in regulation. This feature is particularly useful in power-saving applications where a dc/dc converter connected to the IN pin is disabled, but the LDO is required to regulate the output voltage to a light load.

Figure 27 shows an application example where a microcontroller is not turned off (to maintain the state of the internal memory), but where the regulated supply (shown as the TPS62xxx) is turned off to reduce power. In this case, the TPS720xx BIAS pin provides sufficient load current to maintain a regulated voltage to the microcontroller.




Figure 27. Example of Floating IN Pin Regulation



#### THERMAL INFORMATION

Thermal protection disables the output when the junction temperature rises to approximately +160°C, allowing the device to cool. When the junction temperature cools to approximately +140°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage as a result of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or inadequate heatsink. For reliable operation, junction temperature should be limited to +125°C maximum. To estimate the margin of safety in a complete design heatsink), increase (including the temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least +35°C above the maximum expected ambient particular application. condition of the This configuration produces a worst-case junction temperature of +125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS720xx has been designed to protect against overload conditions. It was not intended to replace proper heatsinking. Continuously running the TPS720xx into thermal shutdown degrades device reliability.

#### POWER DISSIPATION

The ability to remove heat from the die is different for each package type, presenting different considerations in the printed circuit board (PCB) layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for JEDEC lowand high-K boards are given in the *Dissipation Ratings* table. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers also improves the heatsink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation ( $P_D$ ) is equal to the product of the output current times the voltage drop across the output pass element ( $V_{IN}$  to  $V_{OUT}$ ), as shown in Equation 2:

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
 (2)

#### **PACKAGE MOUNTING**

Solder pad footprint recommendations for the TPS720xx are available from the Texas Instruments web site at www.ti.com.




Figure 28. YZU Wafer Chip-Scale Package Dimensions (in mm)



#### **REVISION HISTORY**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (September, 2008) to Revision D		
•	Added electrical specifications for DRV package	3
•	Noted electrical specifications for YZU package	3





11-Apr-2013

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
TPS72009YZUR	ACTIVE	DSBGA	YZU	5	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	G3	Samples
TPS72009YZUT	ACTIVE	DSBGA	YZU	5	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	G3	Samples
TPS720105DRVR	ACTIVE	SON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	ODC	Samples
TPS720105DRVT	ACTIVE	SON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	ODC	Samples
TPS720105YZUR	ACTIVE	DSBGA	YZU	5	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	NM	Samples
TPS720105YZUT	ACTIVE	DSBGA	YZU	5	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	NM	Samples
TPS72010DRVR	ACTIVE	SON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	DAA	Samples
TPS72010DRVT	ACTIVE	SON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	DAA	Samples
TPS720115DRVR	ACTIVE	SON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SHP	Samples
TPS720115DRVT	ACTIVE	SON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SHP	Samples
TPS72011DRVR	ACTIVE	SON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PAR	Samples
TPS72011DRVT	ACTIVE	SON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PAR	Samples
TPS72011YZUR	ACTIVE	DSBGA	YZU	5	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	BQ	Samples
TPS72011YZUT	ACTIVE	DSBGA	YZU	5	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	BQ	Samples
TPS72012DRVR	ACTIVE	SON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	DAB	Samples
TPS72012DRVT	ACTIVE	SON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	DAB	Samples
TPS72012YZUR	ACTIVE	DSBGA	YZU	5	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	NN	Samples





11-Apr-2013

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
TPS72012YZUT	ACTIVE	DSBGA	YZU	5	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	NN	Samples
TPS72013YZUR	ACTIVE	DSBGA	YZU	5	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	FS	Samples
TPS72013YZUT	ACTIVE	DSBGA	YZU	5	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	FS	Samples
TPS72015DRVR	ACTIVE	SON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	DAC	Samples
TPS72015DRVT	ACTIVE	SON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	DAC	Samples
TPS72015YZUR	ACTIVE	DSBGA	YZU	5	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	FT	Samples
TPS72015YZUT	ACTIVE	DSBGA	YZU	5	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	FT	Samples
TPS72017YZUR	ACTIVE	DSBGA	YZU	5	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	GC	Samples
TPS72017YZUT	ACTIVE	DSBGA	YZU	5	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	GC	Samples
TPS72018DRVR	ACTIVE	SON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	DAD	Samples
TPS72018DRVT	ACTIVE	SON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	DAD	Samples
TPS72018YZUR	ACTIVE	DSBGA	YZU	5	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	GD	Samples
TPS72018YZUT	ACTIVE	DSBGA	YZU	5	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	GD	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



#### PACKAGE OPTION ADDENDUM

11-Apr-2013

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 7-Sep-2013

#### TAPE AND REEL INFORMATION



# TAPE DIMENSIONS KO P1 BO W Cavity A0

	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS72009YZUR	DSBGA	YZU	5	3000	180.0	8.4	1.07	1.42	0.74	4.0	8.0	Q1
TPS72009YZUT	DSBGA	YZU	5	250	180.0	8.4	1.07	1.42	0.74	4.0	8.0	Q1
TPS720105DRVR	SON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS720105DRVR	SON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS720105DRVT	SON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS720105DRVT	SON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS720105YZUR	DSBGA	YZU	5	3000	180.0	8.4	1.07	1.42	0.74	4.0	8.0	Q1
TPS720105YZUT	DSBGA	YZU	5	250	180.0	8.4	1.07	1.42	0.74	4.0	8.0	Q1
TPS72010DRVR	SON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS72010DRVT	SON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS720115DRVR	SON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS720115DRVT	SON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS72011DRVR	SON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS72011DRVT	SON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS72011YZUR	DSBGA	YZU	5	3000	180.0	8.4	1.07	1.42	0.74	4.0	8.0	Q1
TPS72011YZUT	DSBGA	YZU	5	250	180.0	8.4	1.07	1.42	0.74	4.0	8.0	Q1
TPS72012DRVR	SON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS72012DRVT	SON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 7-Sep-2013

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS72012YZUR	DSBGA	YZU	5	3000	180.0	8.4	1.07	1.42	0.74	4.0	8.0	Q1
TPS72012YZUT	DSBGA	YZU	5	250	180.0	8.4	1.07	1.42	0.74	4.0	8.0	Q1
TPS72013YZUR	DSBGA	YZU	5	3000	180.0	8.4	1.07	1.42	0.74	4.0	8.0	Q1
TPS72013YZUT	DSBGA	YZU	5	250	180.0	8.4	1.07	1.42	0.74	4.0	8.0	Q1
TPS72015DRVR	SON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS72015DRVR	SON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS72015DRVT	SON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS72015DRVT	SON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS72015YZUR	DSBGA	YZU	5	3000	180.0	8.4	1.07	1.42	0.74	4.0	8.0	Q1
TPS72015YZUT	DSBGA	YZU	5	250	180.0	8.4	1.07	1.42	0.74	4.0	8.0	Q1
TPS72017YZUR	DSBGA	YZU	5	3000	180.0	8.4	1.07	1.42	0.74	4.0	8.0	Q1
TPS72017YZUT	DSBGA	YZU	5	250	180.0	8.4	1.07	1.42	0.74	4.0	8.0	Q1
TPS72018DRVR	SON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS72018DRVT	SON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS72018YZUR	DSBGA	YZU	5	3000	180.0	8.4	1.07	1.42	0.74	4.0	8.0	Q1
TPS72018YZUT	DSBGA	YZU	5	250	180.0	8.4	1.07	1.42	0.74	4.0	8.0	Q1



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS72009YZUR	DSBGA	YZU	5	3000	182.0	182.0	17.0




# **PACKAGE MATERIALS INFORMATION**

www.ti.com 7-Sep-2013

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS72009YZUT	DSBGA	YZU	5	250	182.0	182.0	17.0
TPS720105DRVR	SON	DRV	6	3000	203.0	203.0	35.0
TPS720105DRVR	SON	DRV	6	3000	210.0	185.0	35.0
TPS720105DRVT	SON	DRV	6	250	203.0	203.0	35.0
TPS720105DRVT	SON	DRV	6	250	210.0	185.0	35.0
TPS720105YZUR	DSBGA	YZU	5	3000	210.0	185.0	35.0
TPS720105YZUT	DSBGA	YZU	5	250	210.0	185.0	35.0
TPS72010DRVR	SON	DRV	6	3000	203.0	203.0	35.0
TPS72010DRVT	SON	DRV	6	250	203.0	203.0	35.0
TPS720115DRVR	SON	DRV	6	3000	203.0	203.0	35.0
TPS720115DRVT	SON	DRV	6	250	203.0	203.0	35.0
TPS72011DRVR	SON	DRV	6	3000	203.0	203.0	35.0
TPS72011DRVT	SON	DRV	6	250	203.0	203.0	35.0
TPS72011YZUR	DSBGA	YZU	5	3000	182.0	182.0	17.0
TPS72011YZUT	DSBGA	YZU	5	250	182.0	182.0	17.0
TPS72012DRVR	SON	DRV	6	3000	203.0	203.0	35.0
TPS72012DRVT	SON	DRV	6	250	203.0	203.0	35.0
TPS72012YZUR	DSBGA	YZU	5	3000	210.0	185.0	35.0
TPS72012YZUT	DSBGA	YZU	5	250	210.0	185.0	35.0
TPS72013YZUR	DSBGA	YZU	5	3000	210.0	185.0	35.0
TPS72013YZUT	DSBGA	YZU	5	250	210.0	185.0	35.0
TPS72015DRVR	SON	DRV	6	3000	210.0	185.0	35.0
TPS72015DRVR	SON	DRV	6	3000	203.0	203.0	35.0
TPS72015DRVT	SON	DRV	6	250	210.0	185.0	35.0
TPS72015DRVT	SON	DRV	6	250	203.0	203.0	35.0
TPS72015YZUR	DSBGA	YZU	5	3000	210.0	185.0	35.0
TPS72015YZUT	DSBGA	YZU	5	250	210.0	185.0	35.0
TPS72017YZUR	DSBGA	YZU	5	3000	210.0	185.0	35.0
TPS72017YZUT	DSBGA	YZU	5	250	210.0	185.0	35.0
TPS72018DRVR	SON	DRV	6	3000	203.0	203.0	35.0
TPS72018DRVT	SON	DRV	6	250	203.0	203.0	35.0
TPS72018YZUR	DSBGA	YZU	5	3000	210.0	185.0	35.0
TPS72018YZUT	DSBGA	YZU	5	250	210.0	185.0	35.0

DRV (S-PWSON-N6)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.

The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.



# DRV (S-PWSON-N6)


### PLASTIC SMALL OUTLINE NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters

# DRV (S-PWSON-N6)

## PLASTIC SMALL OUTLINE NO-LEAD




NOTES: A.

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



# YZU (R-XBGA-N5)

## DIE-SIZE BALL GRID ARRAY



 A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M−1994.
 B. This drawing is subject to change without notice.
 C. NanoFree™ package configuration. Notes:

NanoFree is a trademark of Texas Instruments.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>